We report the experimental implementation of the most fundamental NOR gate with a chaotic Chua's circuit by a simple threshold mechanism. This provides a proof-of-principle experiment to demonstrate the universal computing capability of chaotic circuits in continuous time systems.
Introduction
Recently there has been a new theoretical direction in harnessing the richness of chaos, namely the exploitation of chaos to do flexible computations [Sinha & Ditto, 1998 , 1999 Sinha et al., 2002a Sinha et al., , 2002b Munakata et al., 2002] . The aim is to use a single chaotic element to emulate different logic gates and perform different arithmetic tasks, and further have the ability to switch easily between the different operational roles. Such a computing unit may then allow a more dynamic computer architecture and serve as ingredients of a general purpose device more flexible than statically wired hardware.
In particular, a system is capable of universal general purpose computing if it can emulate a NOR gate, since the basic logic operations, AND, OR, NOT, XOR and NAND, can be constructed by combining the NOR operation [Mano, 1993] . In this letter we will experimentally demonstrate a new and simpler version of the chaos computing scheme [Sinha & Ditto, 1999; Munakata et al., 2002] by directly implementing the fundamental NOR gate with a continuous-time chaotic system, namely the chaotic Chua's circuit.
Scheme for Obtaining the Basic NOR Gate with a Chaotic System
Consider a single chaotic element, described by the evolution equation: dx/dt = F (x; t) where x = (x 1 , x 2 , . . . , x N ) are the state variables, and F is a strongly nonlinear function. In this system we choose a variable x i to be thresholded, i.e. whenever the value of this variable exceeds a critical threshold x * (i.e. when x i > x * ), it resets to x * . Then the NOR logic operation on a pair of inputs (I 1 , I 2 )
)LJ 6FKHPDWLF GLDJUDP IRU LPSOHPHQWLQJ WKH 125 JDWH simply involves the setting of an input-dependent threshold, namely the threshold is x * + X 1 + X 2 , where X 1,2 = 0 when I 1,2 = 0 and X 1,2 = δ when I 1,2 = 1. So the threshold is equal to x * when the input set is (0, 0), x * + δ when the input set is (0, 1) or (1, 0), and x * + 2δ when the input set is (1, 1). The output is interpreted as logic output 0 if x i ≤ x * , and the excess above threshold Z ∼ 0. The logic output is 1 if x i > x * , and Z = (
This implementation is schematically depicted in Fig. 1 . In our implementation, we demand that the relationships between interpreted and actual values are uniform for both input and output. This will allow the output of one gate element to easily couple with another gate element as input, so that gates can be "wired" directly into gate arrays implementing compounded logic operations. Now for a NOR gate implementation the following must hold true: (i) when I 1 = 0 and I 2 = 0: output is 1; (ii) when I 1 = 0 and I 2 = 1 or I 1 = 1 and I 2 = 0: output is 0; and (iii) when I 1 = I 2 = 1: output = 0. In order to design the NOR gate, one has to use the knowledge of the dynamics of the chaotic system to reverse engineer and find the values of x * and δ that will satisfy and yield the above input-output association in a consistent and robust manner.
Here, for the computing element (the "chaotic chip" so to speak), we consider a simple realization of the double-scroll chaotic Chua's circuit as shown in Fig. 2 . The dynamics of Chua's circuit can be represented by the following set of (rescaled) three-coupled ODE's [Madan, 1993; Lakshmanan & Murali, 1996] [L = 18 mH, C 1 = 10 nF, C 2 = 100 nF, R 1 = R 2 = 220 Ω, R 3 = 2.2 KΩ, R 4 = R 5 = 22 KΩ, R 6 = 3.3 KΩ, R 7 = 1.71 KΩ, D = 1N 4148, B 1 = B 2 = Buffers, OA1-OA4: opamp µA741 or AD712]. Presently, the ring structure configuration of the classic Chua's circuit has been used [Dmitriev et al., 1997] . Equation (1) exhibits, for these parameters, the typical double-scroll chaotic attractor. The x 1 dynamical variable (corresponding to the voltage V 1 across the capacitor C 1 ) is thresholded by a control circuit [Maddock & Calcutt, 1997; . The threshold control voltage E is varied to set different threshold levels. In the circuit, the thresholded signal V T corresponds to x * . Thus we are only replacing dx 2 /dt = x 1 − x 2 + x 3 by dx 2 /dt = x − x 2 + x 3 in Eq. (1), when x 1 > x * , and there is no controlling action if x 1 ≤ x * . The schematic diagram for the NOR gate implementation is depicted in Fig. 1 . The actual circuit implementation of the NOR gate module based on Chua's circuit is shown in Fig. 2 . The NOR gate is realized around x * ∼ 0 and δ = 1.84 (corresponding to E and V 0 respectively in the circuit of Fig. 2 ). For this value of x * we have: for input (0, 0) the threshold level is at 0, which yields Z ∼ 1.84; for inputs (1, 0) or (0, 1), the threshold level is at 1.84, which yields Z ∼ 0; and for input (1, 1), the threshold level is at 3.68, which yields Z = 0 as the threshold is beyond the bounds of the chaotic attractor (see Fig. 3 for timing sequences) . So the knowledge of the dynamics has allowed us to reverse engineer and obtain what must be done in order to select the temporal patterns emulating the NOR gate.
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Conclusions
In conclusion, we have experimentally demonstrated the basic principles for the very simple and direct implementation of the fundamental NOR logic gate utilizing chaos. Thus we provide a proofof-principle experiment of the capability of chaotic systems for universal computing. Most importantly, due to the simple circuit implementation, by choosing suitable threshold and input levels, we have emulated different logic gates, such as AND, OR, NOT, XOR and NAND, from the same physical element, i.e. using the same Chua's circuit. Also by straightforwardly extending this approach, one is able to construct suitable schemes with chaotic circuits for bit-by-bit arithmetic operations and implementation of computer memory design. So the methodology described here is universal and robust in that it allows realization of a general purpose computer architecture based on the functionality and configuration of chaotic circuits.
